

ABSTRACT OF THE DISCLOSURE

An area for layout of a plurality of I/O cells (called "I/O area") is provided in the peripheral portion of a chip and signal wirings for transfer a test signal to the I/O
5 cells are provided in the layout direction of the I/O cells. At least one of empty cells provided in the I/O area at positions where the I/O cells are not provided has a repeater circuit which constitutes a transfer path for the
10 test signal. The repeater circuit receives the test signal and outputs the test signal. This structure provides a suitable semiconductor integrated circuit device adaptable for ASIC or so, which can adjust the delay of a test signal to be transferred along the chip's peripheral portion by
15 suppressing an increase in the delay and degradation in waveform depression.